Meta-HDL: A Multi-Stage Programming Language for Dynamically Reconfigurable Hardware
نویسنده
چکیده
We present Meta-HDL, a two-stage functional language for writing software which dynamically synthesizes and communicates with structurally specialized circuits. The associated type system ensures that compiled programs cannot attempt to generate nonsynthesizable logic. We implement the system bymodifying the MetaOCaml bytecode compiler/interpreter to enforce our typing restrictions and emit synthesizable JHDL netlists at runtime. Finally, we examine two sample programs which demonstrate the wide degree to which the generated circuits can vary based on runtime inputs.
منابع مشابه
Reconfigurable Hardware Synthesis of the IDEA Cryptographic Algorithm
The paper focuses on the synthesis of a highly parallel reconfigurable hardware implementation for the International Data Encryption Algorithm (IDEA). Currently, IDEA is well known to be a strong encryption algorithm. The use of such an algorithm within critical applications, such as military, requires efficient, highly reliable and correct hardware implementation. We will stress the affordabil...
متن کاملJHDL - An HDL for Reconfigurable Systems
JHDL is a design tool for reconfigurable systems that allows designers to express circuit organizations that dynamically change over time in a natural way, using only standard programming abstractions found in objectoriented languages. JHDL manages FPGA resources in a manner that is similar to the way object-oriented languages manage memory: circuits are treated as distinct objects and a circui...
متن کاملImplementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...
متن کاملMemory Hierarchy for MCSoPC Multithreaded Systems
Thanks to advancements in fabrication techniques, it will soon be possible to place 10’s if not 100’s of cores on a single hybrid CPU/FPGA reconfigurable chip. This has lead to a new field of study, namely Multi-Core Systems on a Programmable Chip (MCSoPC). The problems being studied with MCSoPC are not unlike the problems studied 20 years ago when multiple CPU parallel processing networks were...
متن کاملMessage-Passing Concurrency for Scalable, Stateful, Reconfigurable Middleware
Message-passing concurrency (MPC) is increasingly being used to build systems software that scales well on multi-core hardware. Functional programming implementations of MPC, such as Erlang, have also leveraged their stateless nature to build middleware that is not just scalable, but also dynamically reconfigurable. However, many middleware platforms lend themselves more naturally to a stateful...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004